



## Description

This Power MOSFET is produced using Hua semiconductor's advanced SGT MOSFET technology. This product has been designed and will qualified to AEC Q101 standard for use in high performance automotive applications.

## Features


- RDS(on) = 3.3 mΩ ( max.) @ VGS = 10V, ID = 20A
- Low FOM RDS(on)\*QG
- Low Reverse Recovery Charge, Qrr
- Q101 compliant
- RoHS Compliant

## Applications

- Switching power supplies
- Power switches

## Package and Ordering

<b>Part Number</b>	<b>Goods picture</b>
<b>Package</b>	DFN5060
<b>Mark</b>	90N04G
<b>Packing</b>	Tape & Reel
<b>Quantity</b>	2500



## Maximum Ratings T<sub>J</sub> = 25 °C unless otherwise noted

Symbol	Parameter	Value	Unit	
V <sub>DSS</sub>	Drain to Source Voltage	40	V	
V <sub>GSS</sub>	Gate to Source Voltage	±20	V	
I <sub>D</sub>	Continuous Drain Current-R <sub>θJC</sub>	T <sub>C</sub> = 25°C	40	A
I <sub>DM</sub>	Pulsed Drain Current	T <sub>C</sub> = 25°C	332	A
P <sub>D</sub>	Power Dissipation R <sub>θJC</sub> (Notes 1)	T <sub>C</sub> = 25°C	50	W
		T <sub>C</sub> = 100°C	25	
T <sub>L</sub>	Lead Temperature for Soldering Purposes-10 sec	260	°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature	-55 to +175	°C	

## Thermal Characteristics

Symbol	Parameter	Value	Unit
R <sub>θJC</sub>	Thermal Resistance, Junction to Case, Max.	3	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient, Max. (Note 2)	45	°C/W



## Electrical Characteristics

### Static characteristics $T_J = 25\text{ }^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Conditions	Value			Unit
			Min.	Typ.	Max.	
<b>B<sub>VDS</sub></b>	Drain to Source Breakdown Voltage	ID = 250 $\mu$ A, VGS = 0 V	40	-	-	V
<b><math>\Delta</math>B<sub>VDS</sub> / <math>\Delta</math>T<sub>J</sub></b>	Breakdown Voltage Temperature Coefficient	ID = 250 $\mu$ A, Referenced to 25 $^\circ$ C	-	25	-	mV/ $^\circ$ C
<b>IDSS</b>	Drain to Source Leakage	VDS = 40 V, VGS = 0 V T <sub>J</sub> =25 $^\circ$ C	-	-	1	$\mu$ A
		VDS = 40 V, VGS = 0 V T <sub>J</sub> =125 $^\circ$ C	-	-	100	$\mu$ A
<b>IGSS</b>	Gate to Source Leakage	VGS = $\pm$ 20 V, VDS = 0 V	-	-	$\pm$ 100	nA
<b>VGS(th)</b>	Gate Threshold Voltage	VGS = VDS, ID = 250 $\mu$ A	2.4	-	3.4	V
<b>RDS(on)</b>	Static Drain to Source On Resistance	Vgs=10V, ID=20A T <sub>J</sub> =25 $^\circ$ C	-	3.3	4.3	m $\Omega$
<b>R<sub>g</sub></b>	Gate Resistance	f = 1 MHz	-	2.8	-	$\Omega$
<b>gfs</b>	Forward Transconductance	Vds=5V, ID=20A	-	50	-	S

### Dynamic Characteristics

<b>C<sub>iss</sub></b>	Input Capacitance	V <sub>DS</sub> = 20 V, VGS = 0 V, f = 1 MHz	-	1330	-	pF
<b>C<sub>oss</sub></b>	Output Capacitance		-	760	-	pF
<b>C<sub>rss</sub></b>	Reverse Transfer Capacitance		-	55	-	pF
<b>Q<sub>g</sub></b>	Total Gate Charge	VGS=10V, VDS=20V, ID=20A	-	18	-	nC
<b>Q<sub>gs</sub></b>	Gate to Source Charge		-	5	-	nC
<b>Q<sub>gd</sub></b>	Gate to Drain (Miller) Charge		-	3.4	-	nC

### Drain-Source Diode Characteristics

<b>V<sub>SD</sub></b>	Drain to Source Diode Forward Voltage	Vgs=0V, ID=20A T <sub>J</sub> =25 $^\circ$ C	-	0.8	1.2	V
<b>T<sub>rr</sub></b>	Reverse Recovery Time	DI/DT=100A/us, ID=20A	-	45	-	nS
<b>Q<sub>rr</sub></b>	Reverse Recovery Charge		-	35	-	nC


#### Notes:

1. they are not constants value, your application eenvironment will effect them.
2. R $\theta$ JA is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R $\theta$ JC is guaranteed by design while R $\theta$ JA is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in2 pad of 2oz copper.
- 3.it is limited by T<sub>Jmax</sub>.




## Typical Performance Characteristics


### 1. Output characteristics




### 2. Transfer characteristics




### 3. On-resistance vs. gate voltage




### 4. On-resistance vs. drain current



### 5. diode forward characteristics




### 6. Capacitance




PRELIMINARY




6. gate charge




7. Maximum drain current



8. Safe operating area




9. thermal impedance






### 12. Gate Charge Test Circuit & Waveform




### 13. Switching Test Circuit & Waveform



PRELIMINARY




14. Peak Diode Recovery dv/dt Test Circuit & Waveforms



PRELIMINARY



DFN5060 Package Case Outline



DIM.	MILLIMETERS		
	MIN.	NOM.	MAX.
A	0.90	1.00	1.10
A1	0	-	0.05
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.38	3.58	3.78
[e]	1.27 BSC		
H	0.41	0.51	0.61
K	1.10	-	-
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
α	0°	-	12°

PRELIMINARY